Speaker: Iain Singleton, Imagination Technologies 2015-05-27T10:14:58+00:00
Conference:Formal Verification 2015 (click here to see full programme)
Speaker:Iain Singleton, Engineer Advanced Verification Methodology Group
Organisation:Imagination Technologies Limited
Presentation Title:It’s all in the Model: Verifying Complex Arbitration Schemes using Formal
Abstract:The design of multi-transactional systems is a key to optimize performance where several masters arbitrate over a shared resource. The arbitration schemes are carefully designed to avoid hazards, race conditions, starvation and deadlocks. Arbitration verification is a challenge when policies are complex and the number of requestors is large. We present an abstract formal model within 80 lines of modelling code that uses a single assertion to exhaustively verify a range of arbiters within Imagination. We provide a reusable model that provides one of the highest levels of assurance and proves correctness in seconds for some arbiters with 256 requestors.
BiographyIain Singleton is a verification engineer in the Advanced Verification Methodologies group at Imagination Technologies. After completing his Masters from Newcastle University Iain joined Imagination last year, where he works on cutting edge pre-silicon verification of next generation products. Iain as filed two patents since he has joined Imagination.

Presentation Material

  • At the request of the speaker the Presentation Slides will not be available post-event
  • At the request of the speaker the recording will not be available post-event


Formal Verification 2015 is made possible through the generous support of our sponsors.
Formal Logo 2015

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.