Speaker: John Colley, University of Southampton 2015-06-02T10:32:21+00:00
Conference:Formal Verification 2015 (click here to see full programme)
Speaker:John Colley
Organisation:University of Southampton
Presentation Title:Formal, Model-based Development and Verification of Hardware, Software and Cyber-Physical Systems
Abstract:Event-B is a proof-based modelling language and method that enables the systematic development of specifications using a formal notion of refinement. The Rodin platform is the Eclipse-based IDE that provides automated support for Event-B model-based development, refinement and mathematical proof. The Event-B formal modelling and verification method and the associated open source Rodin toolset integrates powerful automated proof, model checking and co-simulation capabilities, and has a large user base of more than twenty industrial organisations. This talk shows how a formal model of system requirements can be captured and refined to an implementation level, enabling formal and simulation-based verification, together with test creation and coverage measurement to begin earlier in the design cycle.

  • Simulation-based verification is under strain as complexity increases.
  • Formal modelling provides a traceable and verifiable link between the requirements, specification and the implementation.
  • Formal modelling enables the integration of formal and simulation-based verification techniques for coverage closure.
BiographyJohn Colley has twenty years of experience in the development of EDA tools for simulation, test generation, code coverage and model checking. He is now Involved in the ongoing development of verification and validation methods for high-consequence systems, both formal and simulation based, in the defence , rail and semiconductor sectors.

View the Presentation Material:


Formal Verification 2015 is made possible through the generous support of our sponsors.
Formal Logo 2015

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.