Deep State Space Bug Hunting 2016-06-23T09:14:02+00:00
Conference:FV2016 (click here to see full programme)
Speaker:Asa Ben-Tzur, Formal R&D Software Engineering Group Director
Presentation Title:Deep State Space Bug Hunting
Abstract:Formal Verification is widely used in hardware verification. This talk will describe a formal verification method for finding high complexity bugs, hiding deep in design state space, namely deep bug hunting. The talk will describe how deep bug hunting complements other formal verification and simulation based methods. The talk will describe when to apply deep bug hunting in the verification project cycle and describe results achieved by cadence customers applying this method.
Speaker Bio:Asa got his engineering degree in computer science and electrical engineering from Technion, Haifa in 1995. Asa worked 14 years at Intel during which he was involved in post-Si verification, managed the formal verification framework and debug team and established the architectural and system level test generation group. After leaving Intel Asa managed the R&D for Bioness developing medical applications for functional neuro-stimulation. Asa Joined Jasper in 2010 and is now a software engineering group director responsible for JasperGold formal engines, BPS app and JasperGold expert system.

View the Presentation Material:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.