Formal Verification – Security Checking 2016-06-23T09:10:27+00:00
Conference:FV2016 (click here to see full programme)
Speaker:Elchanan Rappaport, President
Organisation:Gila Logic
Presentation Title:Formal Verification – Security Checking
Abstract:Secure architectures are becoming more complex. They route secure and non-secure data over the same channels, and share the same resources, but still require that there be no leakage from one domain to the other. Simulation provides no method[s?] for confirming that secure data is respected.

We present Formal methods and techniques, as well as actual user cases, which demonstrate how Formal successfully addresses this verification problem.

  • Secure Architectures are not as trivial as we’d like.
  • Simulation has no way to test them!
  • We show how Formal has many methods to address Design Security.
Speaker Bio:Elchanan Rappaport is the founder of Gila Logic, Inc. He has 35 years of experience in both simulation and formal-based verification, having worked with a number of semiconductor companies, including IBM, ARM, TI, National, Microsoft and others. For the last 15 years he has focused on high-end formal verification projects and is a common speaker at formal conferences and events.

Presentation Material:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.