Using Abstractions for Effective Formal: Lessons from the Trenches 2016-06-23T09:15:01+00:00
Conference:FV2016 (click here to see full programme)
Speaker:Dr. Ashish Darbari, Principal Hardware Design Engineer
Presentation Title:Using Abstractions for Effective Formal: Lessons from the Trenches
Abstract:It has been nearly 40 years since P.Cousot and R. Cousot wrote their classic paper on Abstract Interpretations and yet abstraction is not yet used to its full potential in solving some of the hardest verification problems facing practitioners in the industry.

In this talk, we will present some insight in how we have used abstractions in verifying a range of different IP blocks within Imagination. One particular abstraction we have deployed has been used to formally verify over a dozen different type of designs of varying complexity enabling an efficient bug hunting tactic.

When abstractions are used in the way we did, one can also build exhaustive proofs of correctness of expected design behaviour where other forms of verification will be not only be tedious but also ineffective to generate a reasonable level of confidence often required for several specialised application domains such as functional safety and security. We will show how by using abstraction in this way one really does not need any other ‘APP’ and abstraction itself could be seen as a universal app.

  • Abstraction Scalable Formal
Speaker Bio:Dr Ashish Darbari works in Imagination Technologies. He has been working for 15 years in the field of formal where he has published 20+ papers and holds 5 patents. He has a Doctorate in Computer Science from Oxford. Dr. Darbari is a Fellow of British Computing Society, and IETE; and a senior member of IEEE and ACM. Since March 2015, he is a “Royal Academy of Engineering Visiting Professor” at the Electronics and Computer Science department in the UK at the University of Southampton.

View the Presentation Material:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.