Verifying Safety-Specification Compliance of RTL Designs 2016-06-23T09:12:41+00:00
Conference: FV2016 (click here to see full programme)
Speaker: Holger Busch, Senior Staff Engineer
Organisation: Infineon Technologies
Presentation Title: Verifying Safety-Specification Compliance of RTL Designs
Abstract: Incorporating hardware safety measures in designs inevitably causes overhead in terms of area, propagation delays, and power consumption. The identification of safety-critical elements of hardware architectures therefore follows general principles, and needs to take into account results of various analyses at concept and design level in order to keep the undesired side-effects of the extra safeguarding logic under control. Configurable hardware safety mechanisms allow the trade-offs between increased safety and hardware optimization to be explored and adjusted.

This presentation discusses an automated formal safety verification flow for not only ensuring the effectiveness of the actually installed safety measures in instantiated designs, but also providing evidence that hardware elements are actually covered and safeguarded as specified, as needed for safety certification according to ISO26262.

  • Safety-Register Specification
  • Formal Safety-Verification
  • ISO26262
Speaker Bio: Holger Busch holds a diploma degree in Electrical Engineering from the Technical University of Aachen, and a PhD from Brunel University of West London. During his professional life he has been working for different companies such as Mannesmann AG, Siemens AG – Central Research, and Infineon Technologies AG, doing research and development, application projects, project management, concept, design, software, and verification engineering in many different fields like operations research, process automation, power distribution, electronic design automation, automotive microcontrollers, formal methods, and digital hardware design. He is a certified ISO 26262 Automotive Functional Safety Professional.

View the Presentation Material:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.