Viewing Formal Through Simulation-Tinted Glasses 2016-06-23T09:11:12+00:00
Conference:FV2016 (click here to see full programme)
Speaker:Christian Burisch, Director Global Application Engineering
Organisation:OneSpin Solutions
Presentation Title:Viewing Formal Through Simulation-Tinted Glasses
Abstract:Although Formal Verification is now actively used at many companies, it still has a reputation of being hard to use within mainstream verification environments. Often it is employed by formal specialists, and avoided by others, which is a shame as it offers a lot of benefits in this process. There are several ways in which formal can be aligned with simulation, to make it more natural and easy to use by engineers with a simulation and UVM background. This presentation will focus on operational assertions and observation coverage, mechanisms that provide a simulation feel to formal usage while still enabling the full power of the technology.

  • Simulation seen as hard to use by general engineering, so the full potential of the technology is not being realised.
  • Need to make formal more natural to simulation savvy engineers so they can work with specialists and use for some verification on their own
  • Coverage and Assertions are two areas that can be improved to meet this goal, and this presentation will focus around these.
Speaker Bio:Christian is the Director of Application Engineering for OneSpin. After working at Fujitsu, he started his EDA career as an AE and then the first engineer in the formative Cadence Consulting group back in the 90’s. He has since held senior AE roles at Ambit, Co-Design, Tenison and Methodics, providing him with a varied engineering background. He holds a Masters Degree in Microelectronics.

View the Presentation Material:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.