FV2017: Porting and Verifying a pre-RTL Legacy Design 2017-07-17T09:30:27+00:00
Conference:Formal Verification 2017
Speaker:Elchanan Rappaport (President), Gila Logic
Presentation Title:Porting and Verifying a pre-RTL Legacy Design
Abstract:A common task for logic development is porting legacy designs to new target devices and technologies.   Ideally, this can be achieved by maintaining fully-portable RTL.   As a fallback, we need to modify our design, and then re-verify our functionality to confirm that we haven’t broken anything.An extreme case, which we encountered, was a pre-RTL legacy design, for which neither a simulation testbench, nor a detailed functional description existed.   This was compounded by the original design containing many non-synthesizable artifacts.  We present a methodology developed for porting such a design.

  • Extracting a structural netlist from the original inconsistent EDIF
  • Writing behavioral RTL based on this netlist
  • Confirming cycle accurate equivalence using both Dynamic and Formal methods
Speaker Bio:Elchanan Rappaport is the founder of Gila Logic, Inc. He has 35 years of experience in both logic design and verification, including 7 years at IBM TJ Watson Research.
For the last 15 years he has focused on high-end formal verification projects and is a common speaker at formal conferences and events. His Formal Verification clients include ARM, Microsoft, MobilEye, Texas Instruments, and Intel.

View the Presentation Material:

  • At the request of the speaker Presentation Slides will not be available post-event.
  • Video Presentation
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.