Giles Hall, Coveritas 2016-12-19T05:13:39+00:00

Name:Giles Hall
Designation:Founder & CTO
Title:Vitaq – Harnessing the Power of Randomisation: Intelligent Software and System Testing

Abstract : It is not unusual for our modern handheld devices, cars, medical systems and most other embedded systems to contain software with line counts in excess of several millions. This level of complexity and the size of the associated functional space means that the verification of these systems is becoming an overwhelmingly complex task. The “use case” based approach to functional verification, though effective at focussing on specific, identified issues, still leaves the vast majority of the functional space untouched. This provides more than ample space for critical bugs to hide. As software and verification engineers we need a means to push functional verification coverage into this untouched space. In this paper we will discuss a toolset and associated methodology to automatically generate huge numbers of unique, but useful and interesting use cases to expose those untouched areas and associated lurking bugs.

Biography : Giles Hall has a BSc in Electrical and Electronic Engineering from Cardiff University and over 25 years of experience in the Electronic Systems industry, designing and developing systems for the aerospace, automotive and commercial marketplace. Giles is one of the founders of the UK-based startup company Coveritas, providing software tools and a methodology for the intelligent verification of software and embedded systems. Prior to founding Coveritas, Giles spent 10 years in the software tools industry working for Verisity, Cadence and ARC, delivering advanced constrained random verification solutions to the embedded systems industry. The latter part of this time was focussed on the application of this highly successful silicon verification methodology to the embedded software market.

Intelligent Testing Presentation                                                                                                   Video Presentation

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.