Simon Davidmann, Imperas Software 2014-09-05T05:41:58+00:00

Name: Simon Davidmann
Designation: President and CEO, Imperas Software
Title: Virtual Platform Software Simulation for Enhanced Multi-core Software Verification

Abstract: Virtual Platforms are becoming established as an effective mechanism for the early verification of embedded software running on multi-core processor platforms.  However, the simulation technology utilised in different virtual platforms solutions varies widely, producing a range of verification capabilities.  For multi-core software, the verification environment used needs to allow cross platform and time domain analysis, OS and CPU aware operations and a heightened level of extensibility.  All this must be available at or near real time software execution speeds.  This presentation will discuss simulation capability and its effect on the tooling available for this complex software verification process.

Biography: Prior to founding Imperas, Simon was a VP in Synopsys following its successful acquisition of Co-Design Automation, the original developer of Superlog, which became SystemVerilog. Prior to founding Co-Design Simon was an executive or European GM with 5 US based EDA startups including Chronologic which pioneered the compiled code simulator VCS, and Ambit which was acquired by Cadence for $280M. Simon was one of the original developers of the HILO logic simulation system, co-authored the definitive book on SystemVerilog, and is a visiting Professor of Digital Systems at Queen Mary, University of London.

Intelligent Testing Presentation                                                                                                          Video Presentation 

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.