Speaker: Dr Guillem Bernat, Rapita Systems 2015-07-17T11:06:46+00:00
Conference:Intelligent Testing 2015 (click here to see full programme)
Speaker:Dr Guillem Bernat, CEO
Organisation:Rapita Systems
Presentation Title:How to get to 100% code coverage
Abstract:Structural coverage analysis (SCA – also referred to as code coverage) is an important component of critical systems development. Many standards/guidelines including DO-178C (in aerospace) and ISO 26262 (in automotive) recommend or mandate the use of coverage analysis for measuring completeness of requirements-based testing. In some situations, however, it is difficult to achieve complete (100% ) coverage. What are these situations, and what can we do about them? In this presentation, we review the causes of being unable to attain 100% code coverage during testing, and will identify four strategies for handling code that has not achieved full coverage.
Biography:Dr. Guillem Bernat is the CEO of Rapita Systems, which he co-founded in 2004 with Dr. Ian Broster and Dr. Antoine Colin as a spin-out from the Real-Time Systems Group of the University of York.  Under his leadership both as CEO and Head of Sales, Rapita Systems has grown to 30 staff, serving customers in major companies across the world.Dr. Bernat has more than 70 published papers in international conferences and Journals, has lectured extensively in real-time systems and is a frequent speaker at international conferences, he is the co-founder of the international workshop on worst-case execution time analysis. Dr. Bernat is acknowledged as one of the world’s leading experts on worst-case execution time analysis.


Intelligent Testing is made possible through the generous support of our sponsors.


The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.