Jeronimo Castrillon, RWTH 2014-04-17T14:32:17+00:00

 

 

 

Name: Jeronimo Castrillon

Designation: Chief Engineer, RWTH (ICE)

Title: MAPS – Easy Multicore Programming

Abstract:

Traditional compiler technology does not scale for Multi-Processor Systems on Chip (MPSoCs). For this reason, the MAPS framework has been developed at the Chair for Software for Systems on Silicon (SSS). The MAPS Compiler is a tool framework with an Eclipse-based IDE that eases programming of heterogeneous MPSoC architectures. It uses both sequential C and a C language extension for describing applications in the form of process networks. It includes not only automatic code generators for various backends including host execution and various commercial MPSoCs, but also optimizing algorithms for temporal and spatial task-to-processor mapping for embedded MPSoC platforms based on novel code analysis and profiling technologies. The compiler infrastructure is easily retargetable to new platforms and the output is partitioned C code that can be compiled by the native C compilers of the target processing elements.

The talk will present a general overview of the MAPS framework, an overview of latest results and additions as well as an outlook into future plans for the framework.

Biography:

Jeronimo Castrillon received the electronics engineering degree from the Pontificia Bolivariana University in Colombia in 2004 and a master degree from the ALaRI Institute in Switzerland in 2006. Thereafter he joined the Institute for Communication Technologies and Embedded Systems (ICE) at the RWTH Aachen University, where he is working as a full time researcher while pursuing his PhD. Since mid 2009, he is the chief engineer of the chair for Software for Systems on Silicon of the ICE institute.  His research interests lie on MPSoC programming: automatic code partitioning, code generation from abstract parallel programming models, compile time mapping and scheduling as well as HW/SW support for run-time systems.

Download Presentation Slide

<<Go to Speaker List Page>>

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.