João Lourenço 2014-04-17T14:32:17+00:00

 

 

 

Name: João Lourenço

Designation: Assistant Professor, CS Department, Universidade Nova de Lisboa

Title: Debugging Highly-Parallel Programs

Abstract:

The new multicore architectures came to stay!  And to make the most out of these architectures, software developers must now embrace multi-threading and parallel programming. But parallel programming is some orders of magnitude harder than sequential programming, making the program design and coding more demanding. The exponential set of program states makes code coverage and proper program testing more difficult and time-consuming. The non-determinism and interference among concurrent threads makes debugging a nightmare.  In this talk, I will explain why developing, testing and debugging parallel programming is so much harder, and will identify some challenges brought by the upcoming many-core processors.

Biography:

João Lourenço has received his doctoral degree from the Universidade Nova de Lisboa, Portugal, in 2004, where he holds a position as Assistant Professor in the Computer Science Department.   He is a member of the steering committee of the PADTAD Workshop Series and of the MSEPT Conference Series, a member of the advisory board of the Euro-Par Conference Series, and a member of the Management Committee of the Euro-TM COST action. His primary research interests are in in-memory data management, and static and dynamic program analysis for improving correctness and reliability of concurrent programs.  Recently he spent 3 months of his sabbatical leave at the IBM Research Laboratories in Haifa, Israel.

Download Presentation Slide

<<Go to Speaker List Page>>

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.