Saeid Azmoodeh, Imagination Technologies 2014-04-17T14:32:17+00:00

Imagination Technology logo

 

 

Name: Saeid Azmoodeh

Designation: Director of Engineering, Bristol Design Centre

Title: Multicore, Scalability and High Performance at Low Power

Abstract:

The term “multicore” is increasingly misunderstood and over-simplified, as many still think this simply refers to having more than one conventional CPU. In this seminar, we’ll explain how Imagination uses the concept of multiple datapaths and execution units utilising range of different hardware and software architectures to implement high performance, highly scalable IP (Intellectual Property) cores covering graphics (GPU), video (VPU), communications (RPU) as well as CPU functionality. We will also explain how Imagination  uses this to deliver much more than just performance scaling, including power management, product portfolio breadth, and application software flexibility.

Biography:

Saeid Azmoodeh has a long career in semiconductor industry and presently is Director of Engineering in Imagination Technologies. Prior to joining Imagination, he was with ST-Ericsson, STMicroelectronics and Inmos. During that time, he designed and managed the development of numerous IP’s, CPU cores, SOC’s and complete products for a wide range of consumer and mobile devices. In his last role with ST-Ericsson, he was R&D centre and program manager, driving a multi-discipline R&D team to develop highly integrated single chip WLAN products.

Download Presentation Slide

<<Go to Speaker List Page>>

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.