Stephen Blair-Chappell, Intel 2014-04-17T14:32:17+00:00




Name: Stephen Blair-Chappell

Designation: Technical Consulting Engineer, Intel

Title: Three questions every programmer should ask


In this session, we answer three questions that are commonly asked when optimising code – that is …. How can I make my code parallel? How can I make my code faster; will my optimised code run on any CPU?   After looking at the issues each question raises, we will refer to several case studies and show how these questions were  answered and verified.


Stephen is a Technical Consulting Engineer at Intel, and has worked in the Intel Compiler Lab for the last 14 years.  He is a regular speaker at technical conferences in Europe and the US.  Prior to joining Intel, Stephen worked as a lecturer at Birmingham City University, specializing in Software Engineering and Embedded Systems. As an academic he developed and delivered CPU architecture programming courses for a number of silicon and software manufacturers. Stephen is author of the book “Parallel Programming with Intel Parallel Studio XE” (ISBN  9780470891650, Wiley, April 2012).  Outside work, Stephen enjoys playing the pipe organ, and is an accomplished musical instrument restorer.

Download Presentation Slide

<<Go to Speaker List Page>>

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.