Greg Michaelson 2014-04-17T14:33:37+00:00

Heriot-Watt University

Name:Greg Michaelson
Designation:Professor of Computer Science , Heriot-Watt University
Title:Static and Dynamic Load Balancing for Heterogeneous Systems

Abstract:  Programming multi-processor systems to make best use of available resources is often driven by trial and error, resulting in platform dependent systems which are brittle to changes in technologies and architectures. These limitations are compounded in heterogeneous systems made from components with variable characteristics, commonly many-core nodes and GPUs. In this presentation, simple, relative, static and dynamic analytic models of heterogeneous systems are explored for allocating processing to processors at load time, and relocating processing from heavily to lightly loaded processors at run-time.

Biography :  Dr Greg Michaelson is Professor of Computer Science at Heriot-Watt University, where he conducts research into programming language design, implementation and analysis, with a strong focus on functional languages for multi-processor systems. He has enjoyed sustained UK & European support for his work for over 20 years, and has published widely. Currently, Dr Michaelson is Director of Education for the Scottish Funding Council’s Scottish Informatics and Computer Science Alliance (SICSA) and a member of the Board of the European Association for Programming Languages and Systems (EAPLS).

Multicore Challenge Presentation                                           Presentation Recording Unavailable

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.