Keynote Speaker: Jim Whittaker, Imagination Technologies 2014-11-11T05:57:02+00:00
Conference:Multicore Challenge 2014 (click here to see full programme)
Speaker:Jim Whittaker, Jim is EVP of the Imagination MIPS Processor IP product line.
Organisation:Imagination Technologies Ltd
Presentation Title:Disrupting the Multicore Processor Landscape
Abstract:Much is said about multicore systems, but often this means different things to different people. In this talk, Jim will explain how one key to delivering leading edge CPU IP cores for SoCs is the flexibility of connectivity between cores, clusters and threads, both coherent and non-coherent. But beyond that, it’s also about heterogeneous connectivity, so drawing on Imagination’s many year’s experience of heterogeneous SoC design Jim will explain the impact of this when designing a state of the art 64/32bit CPU.
BiographyJim studied the Electrical and Information Sciences Tripos at Cambridge. He designed the multi-threaded Meta processor, developed Imagination’s chip layout capability and led the hardware team that created the integrated digital radio processors used by Pure.  Jim is EVP of the Meta product line.
Presentations:
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.