Multicore Tool Demo: Allinea Software 2018-02-23T09:57:35+00:00
Session Type:Multicore Tools Demonstration
Session Title:Profiling and debugging multi-core and multi-process applications
Presenter/s:David Lecomber
Designation:CEO
Abstract:Developing multi-threaded codes is a necessary but usually complex task, with challenges for performance and correctness.Tools designed for extreme concurrency are bringing the advantages of the performance gains of parallel programming to within reach of the rapidly growing community of parallel software developers.With live demonstrations Allinea MAP and Allinea DDT, we will  show how performance profiling of multithreaded (OpenMP and pthreads) can drive up core usage and improve application performance on multi-core systems – and how to debug such codes

  • Multi-core programming needs tools that are designed for parallel software
  • Core-aware profiling of applications enables performance
  • Debugging of many core applications can be simple – with tools!
BiographyDr David Lecomber is the CEO and a founder of Allinea Software.  He has played a role in parallel and high performance computing for over two decades. In 2002 he helped found Allinea Software to create tools for the forthcoming parallel era. The Allinea team has a passion for making the development of multi-process or multi-threaded codes easier – from the desktop through to supercomputers with millions of cores.David led the development team that created the world’s first Petascale development tools – proven to run concurrently on over 100,000 cores and used on many of the world’s largest supercomputers to help developers push the boundaries of knowledge.
Follow:
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.