Multicore Tool Demo: Codeplay Software 2014-09-19T07:48:45+00:00

sponsor-icon-codeplay

Conference: Multicore Challenge 2014 (click here to see full programme)
Session Type: Multicore Tools Demonstration
Session Title: SYCLONE – An implementation of Khronos SYCL for OpenCL
Presenter/s: Dr. Paul Keir and Luke Iwanski
Designation: Head of Research
Abstract: This demonstration will present SYCLONE, Codeplay’s prototype implementation of the upcoming Khronos specification: SYCL for OpenCL. During the session we will walk through a number of small SYCL programs.

SYCL (sɪkəl – as in sickle) is a royalty-free, cross-platform C++ abstraction layer that builds on the underlying concepts, portability and efficiency of OpenCL, while adding the ease-of-use and flexibility of C++. For example, SYCL enables single source development where C++ template functions can contain both host and device code to construct complex algorithms that use OpenCL acceleration, and then re-use them throughout their source code on different types of data.

  • Standardising single-source C++11 compilation for OpenCL
  • A modular solution accommodating your own C++ host compiler
  • Mandatory host implementation allows simplified debugging
Biography Dr Paul Keir is head of research at Codeplay Software Ltd. and responsible for two EU FP7 projects: LPGPU and CARP. Previously, Paul spent 10 years as a developer of videogames and interactive graphical applications in research and commercial environments, and has an MSc. in both 3D Computer Graphics; and High Performance Computing (HPC); and recently completed a Ph.D. in Computer Science at the University of Glasgow on the topic of heterogeneous multicore compilers.
Follow:
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.