Requirements Engineering Webinar 2018-02-23T09:24:26+00:00

Serrie Chapman of T&VS hosted two webinars where she discussed a new Requirements Engineering tool that has demonstrated significant savings in both the effort and time taken to prove requirements have been implemented by automating the linking of requirements to test plans to test results. If you would like to review the webinars the links are below.

Abstract:  Increasingly, development of both hardware and software is governed by safety standards for a variety of industries (automotive, avionics, rail, medical, nuclear, process, space) which mandate that Requirements Engineering is implemented. AsureSign is an automatic requirement tracking tool. Its main purpose is to collect the status of any kind of test, coverage and other ways to measure the quality of your source code and relate these statuses back to the project requirements.

During the webinar we showed how it was decided to use asureSign within Infineon and expand it to allow asureSign to solve the issues signing requirements off through ‘proof of implementation’. Essentially to ensure safety there are three main areas that need to be considered:

  • Collection and Quality of Requirements
  • Linkage of data whilst retaining hierarchy, context and meaning throughout the Requirements Engineering Tree
  • ‘Proof of Implementation’ – essentially once you have your requirements, how do you prove that they are implemented and working?

Whilst asureSign cannot help you with point 1, it can be used to solve the remaining points……. these webinars shows how.

Requirements Engineering Webinar

Presented on: 20 Feb, 2014

Requirements Engineering & Test for Standards Compliant Development

Presented on: 20 Mar, 2014

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.