Bindesh Patel, Synopsys 2014-05-20T13:33:19+00:00

Name: Bindesh Patel
Designation: Technical Manager
Challenges: The Technology of Debug:  Turning Art into a Sciencee

Abstract : When users are asked to list their verification challenges, debug consistently appears at or near the top of the list. Even as verification has moved from directed tests towards a methodical “science”, debug has remained an “art”. Furthermore, many debug “artists” have to work in multiple media, making it harder for their talents to be productively re-used. When we add on the additional complexity of debugging designs in the presence of the embedded software, then debug can easily become non-deterministic and open-ended.

To address these debug challenges, Synopsys is taking a lead in providing productive debug environments, applicable in verification flows based on all simulators, all languages and all methodologies. Synopsys’ debug solution, built on top of the Verdi3 advanced debug platform, solves the most complicated SoC debug problems, all the way from RTL to gate-level design.

This presentation will overview some of the technologies underpinning Verdi3’s success, including Siloti, for debug visibility optimization, Verdi3 Power-Aware Debug for low power debug, and ProtoLink for prototype debug.

We will also introduce Verdi3 HW-SW Debug, for instruction-accurate embedded processor debug, raising productivity in this critical area.

Biography : Bindesh Patel is a Technical Manager at Synopsys, having joined as part of the Springsoft Acquisition in 2012 and having previously worked in Design and Applications Engineering at LSI Logic, Zycad, and Atrenta.

Bindesh is responsible for defining future verification and debug products within Synopsys’s Verification Group.  He is also actively involved in Accellera initiatives such as the ViP committee working on the UVM standard verification library and methodology. No stranger to presenting at technical conferences, having served on the DVCon Technical Program Committee for several years, Bindesh has written many articles and conference papers on verification and debug topics.

He has a degree in Computer Engineering from the University of California, Santa Cruz.

Slides and Presentation will follow shortly



The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.