Tim Blackmore, Infineon Technologies 2014-05-28T05:40:40+00:00

Name:Tim Blackmore
Designation:Senior Verification Manager
Title:Ensuring re-use of a Highly Configurable Verification Environment

Abstract : The Aurix family of microcontrollers required the delivery of highly configurable TriCore CPUs.  Subsequent families will need even more configurability. Our aim is to maintain a single live verification environment for all past and current configurations. Having such an environment allows simple re-verification of past configurations – even across changes to scripts, tools and IT infrastructure. It also ensures that there is no degradation in the verification environment for current configurations.

Handling such configurability efficiently requires both a controlled process and some tooling. The presentation describes how we are going about this and reports on some early findings.

Biography : Tim took over managing the TriCore CPU verification team within the Microcontroller division of Infineon in September 2013. During this time he has lead methodology developments primarily aimed at improving verification efficiency, as well as continuing to contribute technically – mainly in the areas of formal verification and applying advanced formal techniques to assertion-based verification. He has published on verification and formal methods in several conferences, including DAC, DesignCon, DVCon and iFM, and has served on the TPC for DesignCon. He has also published in leading journals on Information Theory and Mathematics and has a Ph.D. in Pure Mathematics.

Verification Futures Conference Presentation
Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.