Andy Walton, Altera Corporation 2014-04-17T14:34:14+00:00

Name: Andy Walton
Designation: Senior Member of Technical Staff, Verification
Challenges:
  • Working with the FPGA USP – flexibility
  • When the system-level verification environment is UVM…but the block-level isn’t
  • “But we can just run it on the hardware”…and sometimes they’re right!
  • Verification of designs which use partial reconfiguration.

Plus, most of the challenges facing ASIC/SoC verification teams!

Biography :   Andy specialises in verification in Altera’s Networking System Solutions Engineering group.  Andy received a BSc(Hons) in Computer Science from Manchester University in 1982.  He then spent 20 years developing networking products, 15 years of which were at DEC.  During this period he held a variety of roles, varying from ASIC and software development to architecture and project management. More recently, Andy worked for 8 years at Mentor Graphics, first managing IP development and then for 6 years as a Senior Verification Consultant, before joining Altera in 2011.

Verification Futures Conference Presentation                                                             Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.