Francois Cerisier, Test and Verification Solutions Ltd 2014-04-17T14:34:14+00:00

Name:Francois Cerisier
Designation:Manager, TVS France
Title:Interconnect Verification

Abstract:  The increase of SoC complexity with more cores, IPs and other subsystems has led SoC architects to demand more from the main interconnect or NoC, which becomes a key component of the system.  Power management, multiple clock domains, protocol conversions, security management, virtual address space, cache coherency are now key features that the main interconnect needs to manage and which demand proper verification.

In addition, IP reuse and Network-on-Chip (NoC) generation solutions have enabled the conception of new SoC architectures within a few months if not only weeks.  While a simple point to point scoreboard methodology is taught in all good verification methodology books or tutorials, building a generic verification solution for SoC interconnect that can quickly adapt to any bus protocols, SoC architectures and deal with SoC advanced features is much more than dealing with point to point transaction matching.

At Test and Verification Solutions (TVS) we have developed a UVM NoC Scoreboard VIP to provide a generic approach for interconnect, fabrics and NoC verification and accelerate this verification.

Biography:  François Cerisier has an Engineering Diploma in Digital Signal Processing from Polytech’Sophia, University of Nice-Sophia-Antipolis and over 13 years of experience in verification of IPs, CPUs and System-On-Chips and in hardware/software co-verification. François gained verification methodology expertise from industrial projects of major semiconductor companies (including Infineon, Broadcom, ST-Microelectronics, ST-Ericsson) and EDA start-ups. He is now leading Test and Verification Solutions subsidiary in France to provide verification services and consulting.

Verification Futures Conference Presentation                                                                     Video Presentation

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.