Joachim Geishauser , Freescale 2014-04-17T14:34:14+00:00

Name:Joachim Geishauser
Designation:Technical Staff Engineer
Title:Get Certitude about your Tapeout Quality

Abstract:  Functional bugs are still a major contributor to chip respins. One of the main issues that cause bugs to escape during functional verification is to determine the verification quality. One of the metrics used in the past was toggle coverage at the SoC level. However, this only gives an indication that something was completely missed in verification. The paper will show how the Synopsys Certitude tool can be used to improve the quality of the SoC verification as well as how the tool can be used effectively.

Biography: Joachim studied electrical engineering at the University of Applied Sciences in Munich, focusing on Data Systems technology.  He has worked for Texas Instruments, Force Computers, Motorola and now works for Freescale as Senior Staff Engineer.  Joachim has presented numerous publications worldwide.

Verification Futures Conference Presentation                                                                    Video Presentation



The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.