Robert Eichner, Real Intent 2014-04-17T14:34:14+00:00

Name: Robert Eichner
Designation: Partner, EuropeLaunch
Title: Lending a ‘Formal’ Hand to CDC Verification: A Case Study of Unexpected Failure Signatures

Abstract : Constant demand for high-performance, low-power, feature-rich devices with short time-to-market windows is the new normal in the chip design industry.  Designs spend 70% of the product cycle in the hands of verification engineers who are trying to grapple with an exponential increase in the chip’s functional modes partly thanks to multiple power and clock domains.  Certainly, they can benefit from some verification assistance from designers especially in areas which require a relatively deep understanding of the microarchitecture.  One such niche area involves Clock Domain Crossings whose verification typically spans functional simulation, static timing analysis and gate-level simulation.

In this presentation, we identify parts of the CDC verification problem that are amenable to verification by digital design engineers and highlight cases where non-intuitive failure signatures are exposed by the use of formal analysis.  We show how these failure signatures can be used to improve design quality and to bolster the verification suite.  Additionally, we also discuss how the knowledge gained from this exercise can help design engineers make their designs future-proof, a much desired trait in this age of heavy design reuse.  Designers lending a ‘formal’ hand to verification engineers enhances productivity, reduces product cycles and helps meet aggressive time-to-market deadlines.

Verification Futures Conference Presentation                                                                     Video Presentation

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.