Tim Joyce, STMicroelectronics 2014-04-17T14:34:14+00:00

Name: Tim Joyce
Designation: Verification Manager
Challenges: Resourcing

  • how do you work out how much resource you need?
  • where do you get that resource from?

Functional Coverage

  • what haven’t you covered when you’ve finished your SoC functional tests?

SoC Simulation Complexity

  • increasing IP count of SoCs means slower simulations
  • increasing number of SoC external interfaces means increasing testbench complexity

Biography :  Tim has over 20 years’ experience of functional verification. He graduated from Imperial College, London with a degree in Electrical Engineering in 1984. He then joined Inmos, working as a product engineer initially for the Transputer, and then Graphics Products families, before moving to the design and verification of those products. STMicroelectronics, who acquired Inmos, had a joint partnership with NVIDIA, and then Imagination Technologies, to produce PC Graphics 3D accelerator SoC products, and Tim was responsible for ST’s side of the functional verification of those projects. After ST left the PC Graphics market, Tim joined the Set Top Box Product Division, where he has spent the last 10 years as Verification Manager for their large-scale consumer SoC designs. The closure of the ST Bristol site early next year will require a change of role!

Verification Futures Conference Presentation                                                                                Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.