Avanish Sachan and Abhineet Sanghvi , Test and Verification Solutions 2014-04-17T14:34:14+00:00

Test and Verification Solutions

Name:Avanish Sachan and Abhineet Sanghvi
Title:ARM-based SoC Verification

Abstract: This paper describes the ARM SoC verification using recent verification techniques like, assertion based verification, constrained random verification, formal verification and low power verification to achieve significant coverage goals in SoC level verification and reduce time to market. This paper also describes solutions and methods for various verification challenges of features like Access conflict between the shared resources, Interrupt connectivity and Priority scheme, Exception handling conflicts and priority scheme, Multiple power domain region, Clock domain crossing, Multiple reset and clock region etc

Biography:

Avanish has worked on SOC and IP Level verification and has around 6.7 years of Experience in ASIC/SOC and FPGA. He has worked previously for Wipro Technologies, Freescale Semiconductor, GDA Technologies and Synplicity Software. Currently he is working in Test and Verification Solutions as a Senior Verification Engineer.

Abhineet has worked on SOC and IP Level verification and has around 6 years of Experience in ASIC/SOC verification. He has worked previously for L&T Infotech, Sasken and Intelliprop Technologies. Currently he is working in Test and Verification Solutions as a Senior Verification Engineer.

Verification Futures Conference Presentation                                                           Video Presentation 

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.