J. U. Nambi , Breker Systems 2014-04-17T14:34:32+00:00

Breker Systems

Name:J. U. Nambi
Designation:Applications Engineer
Title:Generation and Visualization of Multi-Threaded Multi-Core Test Cases

Abstract Today’s system-on-chip (SoC) projects are facing a verification challenge. Engineers are finding it hard to develop an effective full-chip testbench using the existing methodologies. The primary alternative, hand-writing C tests to run on the SoC’s embedded processors, is time-consuming and limited because humans can’t visualize multi-processor tests running in parallel. Hardware-software co-verification using emulation or an FPGA prototype is also limited since production software is well-behaved and available very late in the project. This talk discusses an alternative: Automatic generation of multi-threaded, multi-core, self-verifying C test cases. These are very effective at finding bugs and are more reusable that any of the alternatives. The talk also covers unique visualization capabilities to follow these automatic test cases and debug the design bugs they uncover.

Verification Futures Conference Presentation                                                        Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.