Lavanya Rekha & Balaji Kaliraj , Broadcom 2018-02-13T18:46:52+00:00


Name: Lavanya Rekha & Balaji Kaliraj
Title:Solving Chip Level Verification Challenges

Abstract:  This paper deals with two important concepts of Design verification – Gatesims and      package aware verification

Gate level simulations are very important part of verification closure, to make sure the chip is verified for functionality and dynamic timing with SDF annotated net list. For large chips with billion gates, loading the entire design in gates is next to impossible, let alone run a simulation. In our project, we address gatesims simulation issue, by functionally partitioning the design, have multiple test bench configurations, with net lists only for blocks of interest and black boxing other modules. This is to ensure every vital functionality and block interface timing are verified with comparatively smaller design. This also ensures reduced simulation time.

Another important concept is having a package aware test bench. Now adaysevery chip is deemed to work under multiple packages. Having separate verification environments for each package is an overhead. The package aware test bench works in the desired package mode, making it easy to run the test suite and verify the functionality in every package mode without disturbing the existing verification environment


Balaji Kaliraj – managing chip verification of network-switching team in Broadcom. Have Masters in VLSI Technology from NIT, Trichy and have over 12 years of experience in ASIC/FPGA verification and design. Worked with Sasken, TI and has rich expertise in base-band SoCs, network-switches.

Lavanya Rekha – MSc (Hons) Mathematics, BE (Hons) Electrical and Electronic Engineering from BITS, Pilani. Currently involved in verifying complex switches at chip-top level. Had worked with Texas Instruments, STErricsion and have about 6 years of experience in ASIC design/verification.

Verification Futures Conference Presentation                                                                    Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.