Jon Harris, Altera 2014-05-27T22:40:13+00:00

Name:Jon Harris
Designation:Senior Member of Technical Staff
Title:To be confirmed

Abstract :   To be confirmed

Biography : Jon holds a Master’s degree in electronic engineering from Southampton University and has worked at a variety of different technology companies in the UK, in a variety of roles, including system design at ICL, ASIC design at Sony semiconductors and Lucent microelectronics (Agere) and IP design for FPGA at Altera.  He has consulted on physical design and timing closure for Imagination technologies and Infineon whilst at Sondrel.  He has over 20 years experience of coding IP and test infrastructures  in Verilog and System Verilog and leads Altera UK’s expert verification group which facilitates communication on verification strategies between Altera’s different divisions and helps to direct verification strategy within Altera.  He has architected the verification library for Altera’s video IP cores which is shipped with the Quartus design suite and is available for use by customers.  Jon is a chartered engineer and an IET member and technical reviewer. He has a passion for science and engineering, has presented at the NMI, given talks on electronics at the local primary school and has written a children’s book, Noosum Foosum, which features an engineer as the lead character.

Register for the event here :

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.