Mark Daniel, Infineon Technologies 2014-05-27T22:41:16+00:00

Name:Mark Daniel
Designation:Senior Staff Engineer in Verification
Title:10x Faster Regressions

Abstract : Regressions always take far longer to complete than we would like.  This presentation will take a look at the key areas that enabled us to make a 10x improvement in the regression turnaround time, for our CPU verification environment.  The result being that a 200 test sanity check regression now takes 2 minutes.  A 1200 test regression can be run before engineers commit changes in 10 minutes.  The biggest gain, a 20k test ‘overnight’ regression will now complete within an hour, and it is now something that can be run multiple times each day.

Biography : Mark has been with Infineon for 13 years, during this time he has worked on the verification of 3rd party and in-house IP and CPUs.  He has expertise in constrained-random verification environments, such as eVCs and ISGs, and flows.  Most recently he has been responsible for the TriCore verification flow, ensuring that it’s maintainability, performance, ease-of-use and reporting are best in class.  He has worked on making the CPU verification environment highly re-usable for deliveries of TriCore into both the Aurix and next generation families of microcontrollers.  Prior to working at Infineon Mark worked at GEC Plessey Semiconductors (Mitel) on development of IP’s and SOC’s for the Set-top-box market.  Mark has a BEng Electrical & Electronic Engineering from University of Bath.

Verification Futures Conference Presentation                                                                   Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.