Sergio Marchese, OneSpin Solutions 2014-05-27T22:37:30+00:00

Name:Sergio Marchese
Designation:Senior Field Application Engineer
Title:IP Design and Integration Verification Utilising Formal Technologies

Abstract :  Leveraging real world experience from leading semiconductor companies, this presentation will discuss a methodology to provide a thorough and rigorous test of the integration of third party Intellectual Property (IP) into systems. Using Assertion Based Verification (ABV) techniques and static verification solutions, a proven solution to IP integration will be discussed that has a direct impact on integration quality while also improving the speed and efficiency of system verification in general.

Biography :  Sergio Marchese has 13 years of experience in the semiconductor industry in the areas of hardware verification and Design for Test (DFT).  Marchese has worked with numerous EDA and ASIC/FPGA development companies, from large and established organizations to startups in Europe, the United States and Japan.  He has held multiple positions with responsibilities in technical marketing, pre-sales support, project planning and execution.  Marchese’s area of expertise is formal verification and his achievements include: building and leading a team of formal experts to verify a large portion of a communication SoC; developing a property-based transaction-level model of a configurable IP; and integrating automated formal verification solutions into corporate design flows.  Marchese earned a Master of Science degree in Electronic Engineering from University of Catania in Italy.

Verification Futures Conference Presentation                                                                      Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.