Simon Bewick, Ericsson 2014-05-27T22:35:26+00:00

Name:Simon Bewick
Designation:Director ASIC Development
Challenges:
  • Testbench quality: How do we know our testbench is complete and can observe the bugs we want to find.
  • Fewer bugs, earlier bugs: Finding bugs in the design phase and not designing bugs in the first place.
  • Verifying power intent: Verifying complex power intent on large designs.

Biography : Simon graduated from Liverpool University in 1986. After graduation he worked for Philips Semiconductors developing library cells, embedded memories and teletext chips. In 1995 he joined LSI Logic and was responsible for the silicon team that developed LSI’s successful SC2000 family of set-top-box processors, then the Domino[X] media processor that won the CES Innovations Design and Engineering award in 2006. In 2009 Simon joined Aspex Semiconductor helping the company develop the product that won the NMI Low Power Green Design award in 2011. In 2012 Aspex Semiconductor was acquired by Ericsson where Simon is currently Director of ASIC Development.

Verification Futures Conference Presentation                                                             Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.