Varun Aggarwal & Amit Chhabra, STMicroelectronics 2014-05-29T09:55:47+00:00

Name:Varun Aggarwal (Staff Engineer)Amit Chhabra (Staff Engineer)
Title:Low Power Verification of ARM CPU Sub-System using IEEE 1801

Abstract:  Modern day CPU subsystems need to support very high speed and ultra-low power at the same time, to have adequate user experienceand longer battery life respectively. This is achieved by deploying multiple low power techniques like dynamic voltage and frequency scaling (DVFS), body voltage modulation (body biasing), shutdown, retention, etc. which in turn manifest themselves as a new dimension in design verification in context of power intent, powersequences,states, et al. This paper describes low power simulation based techniques to verify power intent (IEEE1801-UPF2.0) and power sequences in tandem with power management IPs like power switches, power controllers, body bias IPs, etc. in ARM based CPU subsystem design.


Amit Chhabra received his B.Tech. in Electrical Engineering from Indian Institute of Technology Delhi in 2002. He joined memory solutions group in STMicroelectronics, India in the same year. He has worked on memory design, and is currently involved in design of SRAM process sensors and adaptive memories. In addition to memories, he is involved as a low power expert for memory power reduction at architecture level.

Varun Aggarwal isa B. Tech. graduate from Indian Institute of Technology Guwahati in ECE, having 8+ years of experience in front-end design and verification.  He has worked extensively on IP-level functional verification. Presentlyhe is working with CPU Subsystem teamat ST Microelectronics for low power verification using simulation and formal techniques.

Verification Futures Conference Presentation                                                                 Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.