Vinod Paparaju, Texas Instruments 2014-05-29T10:07:57+00:00

Name:Vinod Paparaju
Designation:Senior Design Engineer
Title: Re-Use Of SV-UVM Based IP Verification Environment at SoC Challenges Involved

Abstract:  A typical SoC verification includes checking the integration between various components as well as simulating some of the complex use case scenarios. The latter requires a sophisticated test bench capable of driving different test patterns into the design. Developing such a bench for an SoC that has multiple sub components is no mean task. One of the noble prevalent approaches is to reuse the IP verification component at SoC. With SV-UVM fast becoming a popular environment for coverage driven verification, soon the common practice will be to reuse the SV-UVM components at the SoC level. But currently there are no guidelines defined to achieve this with minimal effort. The paper is aimed at addressing this problem. It discusses the challenges involved in reusing the IPs SV-UVM setup at SoC and defines a methodology to be followed to overcome these. Biography: Vinod Paparaju is a senior design engineer at Texas Instruments.  He has over Seven years of experience in different fields of design verification such as low power verification, Emulation verification and coverage driven verification.  He has a Master’s degree from IIT Bombay in Systems and Control.

Verification Futures Conference Presentation                                                                Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.