Speaker: Adam Rose, Mentor Graphics 2015-02-19T10:49:10+00:00
Conference: Verification Futures 2015 (click here to see full programme)
Speaker: Adam Rose, VIP Product Marketing Manager
Organisation: www.mentor.com
Presentation Title: Verification IP – Trends and Technology for FPGA and ASIC Design Verification
Abstract: Preparing traditional VIP components can be a daunting task for a simulation or emulation testbench. This session will introduce and discuss new EZ-VIP for PCI Express that provides re-usable building blocks for common protocols and architectures for reduced testbench assembly time for FPGA design verification.

  • Why FPGA designers need verification IP for complex protocols such as PCIe
  • What do FPGA designers need from PCIe VIP and how does this differ from ASIC verification?
  • What is Mentor’s EZ-VIP and how to get started
    • Partnerships with PCIe design IP suppliers and usage examples and successes
Biography 25 yrs in electronics industry as an architect and engineering manager at Fujitsu, Motorola/Freescale, Cadence and Mentor Graphics. Main technical contributor to SystemC TLM 1.0, AVM and UVM. Currently the Product Marketing Manager for VIP within the Design and Verification Division at Mentor Graphics.
Presentation:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.