Speaker: Alan Fitch, Ericsson TV Ltd. 2015-02-19T11:11:00+00:00
Conference:Verification Futures 2015 (click here to see full programme)
Speaker:Alan Fitch, Consultant Engineer
Organisation:Ericsson TV Ltd.
Presentation Title:Continuous Integration for FPGA Design and Verification
Abstract:The Jenkins Continuous Integration server has been used by software developers, but can be applied to FPGA design and verification as well. Using it provides convenient “push-button” build and simulation regression. This paper summarises the implementation and experiences of using Jenkins CI for FPGA development

  • Jenkins CI can be used for FPGA development
  • It allows easy-to-use build and regression environments to be made
  • Using it can help FPGA teams keep on top of complex and rapidly changing projects
BiographyAlan Fitch started his career within the Philips Semiconductors Systems Laboratory, working on a wide range of audio and video topics. He then joined Doulos, training and consultancy company, and taught VHDL, Verilog, SystemVerilog, UVM, and SystemC. While there he actively developed courses including Expert VHDL, and contributed to the Accellera SystemC Language Working Group. In 2013 he joined Ericsson TV, working on Verification of complex FPGAs for video compression, using SystemVerilog and UVM.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.