Speaker: Bryan Dickman, ARM Limited 2015-02-20T08:06:04+00:00
Conference:Verification Futures 2015 (click here to see full programme)
Speaker:Bryan Dickman, Director Design Assurance.
Presentation Title:Can we train our designers to avoid bugs?
Abstract:Verification is well established as the biggest challenge for the delivery of high quality IP products, but can verification ever find all bugs, and what can designers do to reduce the number of bugs in RTL code by applying design-for-verification practices, and not submitting to design-by-verification?

  • Complexity is increasing beyond the capabilities of verification practices and cannot catch all bugs.
  • How can designers avoid bugs?
  • How to deploy best practices in a diverse engineering team?
BiographyBryan has over 30 years of experience in the design and verification of computer architectures, ranging from ICL Mainframes to ARM Microprocessors, and have helped to deploy verification methods and processes at ARM Ltd since joining in 1996. In recent years I have been driving best practices within the engineering teams, assisted by TVS, initially focussing on verification practices, and more recently turning to design practices.Bryan recently joined the Accellera BoD as the ARM representative.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.