Speaker: Chris Higgs, Potential Ventures 2018-03-04T09:10:44+00:00
Conference:Verification Futures 2015 (click here to see full programme)
Speaker:Chris Higgs, Lead Developer.
Organisation:Potential Ventures
Presentation Title:Applying agile techniques to FPGA development
Abstract:Agile software development has come to prominence in recent years, but to what extent does this shift in attitudes impact FPGA development?  Chris Higgs will explore some of the benefits from agile that can be applied to FPGA design and verification based on his experience helping companies optimise their development process. He will also discuss some of the challenges encountered and lift the lid on ways to avoid potential pitfalls in order to maximise team productivity.

  • If we engineer our development process we can identify and remove bottlenecks and improve efficiency
  • Verification is effectively a software task and we can apply software techniques and best practices
  • FPGA development is changing – we must adapt to remain competitive
BiographyChris has over a decade of experience working with FPGAs in various industries. His software background has shaped his approach to RTL design and verification. He now spends his time creating solutions to increase the efficiency of companies developing FPGA based products.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.