Speaker: Graham Reith, Mathworks 2015-02-06T08:38:42+00:00
Conference:Verification Futures 2015 (click here to see full programme)
Speaker:Graham Reith, Industry Manager: Communications, Electronics & Semiconductors
Presentation Title:Reducing the Cost of FPGA/ASIC Verification with MATLAB and Simulink
Abstract:Recent developments in MATLAB® and Simulink® reduce the cost of developing FPGA and ASIC applications, through providing strong integration with conventional EDA workflows. This includes not only the efficient generation of RTL for implementation of algorithms, but also the generation of effective test benches to aid verification for both digital and mixed-signal systems.

  • Generate VHDL® or Verilog® code from MATLAB, Simulink, and Stateflow® for FPGA or ASIC implementation
  • Develop system-level testbenches in MATLAB and Simulink, and reuse for RTL verification through cosimulation with EDA tools and through FPGA-in-the-loop methods
  • Export models from MATLAB and Simulink to other verification environments, including SystemVerilog and SystemC/TLM
BiographyGraham Reith has been with MathWorks since 2002, and has over 15 years of experience applying MathWorks tools to the development and implementation of signal processing and communications systems. He currently focuses on the adoption of MathWorks technology in EDA design flows within the Communications, Electronics and Semiconductor industries across Europe and China.At MathWorks Graham previously worked as an Application Engineering Manager, with a team focussing on Signal Processing and Communications applications. Prior to joining MathWorks he worked in applied research for the UK Government, developing high performance embedded signal processing applications on DSP and FPGA. This included work on demodulation, equalisation and beamforming algorithms, as well as some RF circuit design. Graham graduated with a Masters degree in Electronic Engineering from the University of York, United Kingdom.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.