Speaker: Joerg Richter, Synopsys 2015-03-10T12:04:42+00:00
Conference:Verification Futures 2015 (click here to see full programme)
Speaker:Joerg Richter, Director R&D.
Presentation Title:Navigating efficiently through the Verification Continuum
Abstract:SoCs are growing in unprecedented complexity, employing a variety of advanced low power techniques and an increasing amount of embedded software.  Advanced SoC verification teams are now driven by not only reducing functional bugs, but also by how early they can achieve software bring-up for the SoCs.  This session sheds insights on Synopsys ‘ complete solution to address the verification challenges of the most advanced SoC designs, offering the highest productivity and performance, comprehensive set of software bring-up and verification technologies, and the highest performance hardware-based verification system.  This session also covers how customers leverage this verification platform, for access to state-of-the-art solutions for every task in functional verification flows, from architecting a design and verification environment, to performing high-capacity, high performance static and formal applications, to achieving RTL signoff with advanced coverage closure, to address software bring-up with emulation and FPGA-based prototyping.

  • SoC Verification is well beyond ‘functional verification” and now includes (fast) software bring-up
  • Functional verification requires next generation approaches, leveraged by native integrations between engines and databases to enable the next level of productivity
  • Software bring-up needs fast engines, but also efficient ways to transition from simulation, to emulation, to FPGA prototyping
BiographyJoerg Richter is an R&D Director in the Verification Group at Synopsys. He got his master degree in computer science from the University of Oldenburg, Germany. After joining Synopsys more than 18 years ago, he first worked on System Level Tools as a software engineer. After a few years he started to focus on verification and technical management. With more than decade of experience in verification he specializes in all aspects of debug for various verification technologies.
  • Presentation unavailable at the request of speaker
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.