Making your products more Reliable, Safe and Secure
LinkedinTwitterYouTubeEmailGoogle+
Speaker: John Aynsley, Doulos 2015-02-19T11:15:57+00:00
Conference:Verification Futures 2015 (click here to see full programme)
Speaker:John Aynsley, CTO
Organisation:www.doulos.com
Presentation Title:A View of the Verification Training Market
Abstract:The verification skills gap continues to challenge companies both large and small. We review the situation from the point-of-view of a specialist training company, looking at the choices being made regarding verification languages and methodology on the most complex SoC projects as well as how FPGA design teams are dealing with their increasing verification challenges.

  • Trends in the adoption of hardware design and verification languages and methodologies
  • The verification skills gap for both FPGA and SoC
  • Approaches to closing the verification skills gap
BiographyJohn Aynsley is co-founder and CTO at Doulos, where he runs the technical team as well as consulting for customers and delivering training courses and seminars. John has spent his entire career working in EDA, specializing in hardware description and verification languages, in particular VHDL, SystemC, SystemVerilog, and now UVM.
Presentation:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.