Speaker: Toshio Nakama, S2C Inc. 2015-02-19T11:20:35+00:00
Conference:Verification Futures 2015 (click here to see full programme)
Speaker:Toshio Nakama, CEO
Presentation Title:FPGA-based Prototyping – Tackling Large Designs Earlier
Abstract:The utility of a working FPGA prototype is undisputed. It allows hardware designers to develop and test their systems, and it provides software developers early access to a fully functioning hardware platform.  Despite these advantages, FPGA-based prototyping has typically only been used during late stage design for system validation and software development due to previous hurdles in scalability and debug.  However, being able to utilize FPGA prototyping early can circumvent possible critical design errors thus help to close the time-to-market gap.  This presentation will explore how new advances in FPGA prototyping technology are tearing down the barriers of scalability, early design exploration, and debug to allow designers for any size application to get to software implementation much faster.
BiographyToshio Nakama is the Co-founder and CEO of S2C, Inc.  He has over 18 years of experience in the electronic design automation industry as well as FPGA architecture and design. Prior to S2C, Toshio held the positions of Asia director of sales and field applications engineering manager at Aptix and worked at Altera. Toshio has an EMBA degree from CEIBS and a BSEE from Cornell University.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.