Verification Futures – Germany 2012 2017-05-29T12:44:47+00:00

The 2012 Verification Futures conference series was a resounding success with 472 participants from 200 companies across 27 countries!! We have presentations and recordings available to review, just use the links below.


8.30Arrival: Refreshments and Networking
9.15Introduction: Mike Bartley, T&VS
9.20Mentor Graphics – Harry Foster, Chief Scientist
10.00Panel Session: Challenge Papers – Our Top Verification Challenges

10.40Synopsys – Janick Bergeron, Scientist and Fellow
11.00Refreshments and Networking
11.30User Presentations

12.30EVE – Luc Burgun, CEO and President, Emulation & Verification Engineering S.A (EVE)
13.00Lunch and Networking
14.00Jasper Design Automation – Carlo Del Giglio, Staff Field Applications Engineer
14.20Doulos – John Aynsley, CTO
14.40Breker Verification Systems Inc. – Jörg Große, Applications Engineer
15.00SpringSoft Inc – Jean-Marc Forey, Technical Marketing Manager
15.30Refreshments and Networking
16.00Cadence – Nick Heaton, Senior System and SoC Solutions Architect
16.30Panel Session: The EDA response
17.15Concluding Remarks from Platinum Sponsors (Mentor Graphics, SpringSoft Inc, Cadence, EVE)
17.30Meet the Sponsors in the Exhibition Area
18.00End of Conference

Event Sponsors


The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.