Andre Winkelmann, Wolfson Microelectronics 2014-06-05T14:26:14+00:00

Wolfson Microelectronics

 

 

 

Name: Andre Winkelmann
Designation:  Principal Design Engineer
Challenges:
  • Traceability of requirements, features, bugs, files, IPs, other artefacts in a highly configurable IP, platform, derivative world
  • Scalability of designs/verification

o   How easy is it to integrate new IPs not just into a product but into a platform of products?

o   How to verify and keep track of the state of IP in case of highly configurable IP/subsystems/designs

  • MS verification made easy with a variety of modelling techniques and abstractions, including power domain information for digital and analogue macros, SV 2012 modelling/netlisting support by tool vendors, UVM-AMS adoption, how do analogue and digital engineers work together with the multitude of skills required?

Biography:

Digital design complexity of Wolfson’s Audio Hubs has risen rapidly over the last few years. They are multi-million gate designs today and are likely to grow further in the future. This increased complexity meant that the approach for design and verification methodologies used during the development process of Wolfson’s recent products had to evolve.

Andre is responsible for methodology improvements for digital design as well as verification in Wolfson. With 7 years of verification experience and his passion for methodology he regularly presents at conferences. Prior to Wolfson, Andre worked for a full custom design house (MAZ Brandenburg GmbH) as a digital design/verification lead and has a degree (Dipl.-Ing.) in computer engineering of the Technical University of Berlin.

Verification Futures Conference Presentation       Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.