Francois Cerisier, Test and Verification Solutions Ltd 2014-06-05T15:04:12+00:00

Test and Verification Solutions Ltd





Name:Francois Cerisier
Designation: Manager TVS France
Title :Dynamic Verification of Low Power Design Intent

Abstract   :  Designs today include a complex set of power reduction techniques. These techniques are increasingly making their way from the system level down to lower level design entities including IP and block level of an electronic design. These low power techniques have associated functional aspects that must be included in the functional description of the design. The related power scenarios are increasing the overall complexity of the design. Advanced methodologies and associated EDA support are needed to verify the power intent of a design. This presentation briefly addresses the verification requirements of low power design at IP level and discusses few methods and techniques to address those verification requirements.

Biography:  François Cerisier has an Engineering Diploma in Digital Signal Processing from Polytech’Sophia, University of Nice-Sophia-Antipolis and over 12 years of experience in verification of IPs, CPUs and System-On-Chips and in hardware/software co-verification. François gained verification methodology expertise from industrial projects of major semiconductor companies (including Infineon, Broadcom, ST-Microelectronics, ST-Ericsson) and EDA startups. He is now leading Test and Verification Solutions subsidiary in France to provide verification services and consulting.

Verification Futures Conference Presentation             Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.