Frederic Krampac, Breker Verification Systems 2014-06-05T14:52:36+00:00

Breker Verification Systems

 

 

 

Name: Frederic Krampac
Designation: Senior Applications Engineer
Title:Break Your SoC with Automatically Generated C Test Cases

Abstract:

SoC teams are finding it impossible to verify a full-chip design from a testbench alone. Inner portions of a large, complex chip are hard to control from the inputs, so deeply buried bugs aren’t discovered until prototyping or final silicon. Since the power of the SoC lies in its embedded processors, many teams write tests to run on the processors in simulation to supplement their testbench verification. However, hand-writing tests takes a great deal of time and effort, rarely resulting in real-world application scenarios or any significant degree of concurrency.

This talk presents an alternative: automatically generated, self-verifying C test cases that run on your SoC’s embedded processors. These test cases try to “break” the SoC with multi-threaded scenarios that represent actual use cases. A high degree of concurrency saturates buses and I/O channels while deviously planned memory allocation looks for overlaps and misalignment. This approach stress-tests every aspect of your SoC design, finds deep bugs in simulation before they escape to silicon, and enables performance measurement under realistic conditions.

Biography:

Frederic Krampac is a Senior Applications Engineer at Breker Verification Systems. He has worked on projects involving chip-level integration, IP verification, VIP development, system-level modeling, and software design. Prior to Breker, he was Verification Consultant in the Services group at Synopsys, working for customers worldwide. He has also held EDA engineer positions at Texas Instruments and STMicroelectronics. He holds a degree in Electrical Engineering from Polytech’Montpellier and Politecnico di Torino.

Verification Futures Conference Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.