Michael Rohleder, Freescale 2014-06-05T14:59:55+00:00

Freescale

freescale

Name: Michael Rohleder
Designation: Design Architect, Senior Member of Technical Staff
Challenges:
  • Verification of synthesis constraints as well as STA / timing constraints and their correct application during development.
  • Determine the coverage of a testbench consisting of directed, random stimulus, but also formal verification tests in light of a staged verification process (module level, platform, SoC)
  • Disconnected viewpoints of a design that should be verified in conjunction (multi-mode architectures, power connectivity and domains, analog aspects that need to be verified in conjunction with digital logic, behavioural models)

Biography:

Michael is design architect within Freescale’s New Product Development Center based in Munich. During his 20+ years with Motorola/Freescale he participated in the development of several SoC’s, system level simulation and design, led process improvement activities, and was one of the architects of Freescale’s common design system as well as the common testbench and device architecture used by the Joint Development Program of Freescale/ST Microelectronics. He is also participating in several standardisation efforts (SystemVerilog IEEE-1800, UVM) and was one of the drivers behind the ISO26262 certification of the MPC5643L device. Now he is concentrating on device architecture, functional safety, verification automation and many other methodology aspects. Michael holds a Dipl.-Inform. from the Technical University of Munich.

Verification Futures Conference Presentation            Video Presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.