Harry Foster, Mentor Graphics 2014-06-05T14:23:06+00:00

Mentor Graphics

Mentor Graphics

 

 

Name:Harry Foster
Designation:Chief Verification Scientist, Mentor Graphics Corp.
Title:From Paradox to Paradise: Evolving SoC Functional Verification Capabilities

Abstract:

A remarkable emergence of new advanced verification techniques, methodologies, languages and new standards has occurred in the past ten years. And recent industry studies have indicated a rapid acceleration in their adoption. This is true across all types of IC design and geographic regions. Designers and verification engineers are surprisingly open to new approaches to keep pace with the relentless rise in design density.

Yet for many projects, the process of evolving a team’s functional verification capabilities presents a paradox. That is, some projects are unable to quantify the effectiveness of these new processes they put in
place-or identify opportunities for process improvement-due to the lack of process measurements. As the saying goes, if you can’t measure it, you can’t improve it.

This presentation discusses techniques for evolving your SoC functional verification capabilities, from paradox to paradise, with the introduction of metrics-driven processes. A full set of solutions for managing,
analyzing, and automating metrics-driven processes will be described.

Biography: Harry Foster is Chief Scientist for Mentor Graphics’ Design Verification Technology Division. He holds multiple patents in verification and has co-authored six books on verification–including the 2008 Springer book Creating Assertion-Based IP. Harry was the 2006 recipient of the Accellera Technical Excellence Award for his contributions to developing industry standards, and was the original creator of the Accellera Open Verification Library (OVL) standard.

Verification Futures Conference Presentation                  Video Presentation 

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.